Give AlbumentationsX a star on GitHub — it powers this leaderboard

Star on GitHub

chaimleib/MicIn

Verilog code to interface via AC97 on the ML505 FPGA board from Xilinx

Stars: 1Language: Verilog
chaimleib/MicIn - GitHub Repository | PyPI Leaderboard